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Si/Si0.64Ge0.36 /Si heterostructures have been grown at low temperature ~450 °C! to avoid the
strain-induced roughening observed for growth temperatures of 550 °C and above. The electrical
properties of these structures are poor, and thought to be associated with grown-in point defects as
indicated in positron annihilation spectroscopy. However, after an in situ annealing procedure
~800 °C for 30 min! the electrical properties dramatically improve, giving an optimum 4 K mobility
of 2500 cm2 V21 s21 for a sheet density of 6.231011 cm22. The low temperature growth yields
highly planar interfaces, which are maintained after anneal as evidenced from transmission electron
microscopy. This and secondary ion mass spectroscopy measurements demonstrate that the
metastably strained alloy layer can endure the in situ anneal procedure necessary for enhanced
electrical properties. Further studies have shown that the layers can also withstand a 120 min
thermal oxidation at 800 °C, commensurate with metal–oxide–semiconductor device fabrication.
© 1999 American Institute of Physics. @S0003-6951~99!03213-1#Biaxial compressive strain in SiGe alloy layers splits the
light and heavy hole subbands reducing the effective mass
and suppressing carrier scattering, making possible enhanced
mobilities in the two dimensional hole gas ~2DHG! com-
pared to those at the Si/SiO2 interface. This, and the compat-
ibility of the SiGe material system with silicon, offers the
exciting prospect of an enhanced-performance, complemen-
tary metal–oxide–semiconductor ~CMOS! technology.1 To
exploit the advantages of SiGe, the ability to grow highly
planar SiGe layers is necessary to facilitate very large scale
integrated ~VLSI! processing and maximize performance
gain. For high Ge concentrations such planar growth be-
comes increasingly difficult as strain driven ‘‘macroroughen-
ing’’ occurs, on a 100 nm lateral length at typical growth
temperatures of 550 °C2—a phenomenon common to all
growth techniques. Furthermore, it is necessary to thermally
oxidize a Si cap layer to leave a Si spacer between the oxide
and the SiGe channel. This must be very thin ~;2 nm! to
maximize transconductance and to suppress conduction in a
second inferior mobility channel at the Si/SiO2 interface.
Growth at low temperatures has been reported to kinetically
limit Si/SiGe/Si ~001! surface roughening.3,4 However, such
low temperature growth perturbs crystallinity and conse-
quently produces layers of low electrical quality.5 High qual-
ity epitaxial material may be achieved by growing the chan-
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imperfections.6 This growth strategy should be compatible
with device manufacture, which requires appreciable thermal
budgets for activation of dopant implants and oxidation.
In this letter we present a two-stage growth process for
x50.36 pseudomorphic Si12xGex layers. The process con-
sists first of a low temperature deposition ~450 °C! of both
the SiGe channel ~to suppress the macroroughening! and the
Si capping layer. An in situ annealing stage is then per-
formed under ultrahigh vacuum. The Si capping layer gives
the metastably strained channel improved thermal stability
during annealing.7 For remote-doped structures the B doping
supply layer is deposited after completion of the in situ an-
neal. We show that vacuum annealing leads to a dramatic
increase in the 4 K carrier mobilities, compared to the as-
grown sample, without degrading the structural integrity. We
also report on thermal oxidation of undoped samples and
show that the Si cap layer can be oxidized to give a very thin
and uniform Si spacer layer between the SiO2 and the SiGe
channel.
The Si0.64Ge0.36 strained layers were grown on n2Si
~001! substrates at a growth rate 0.1 nm/s by solid source
molecular beam epitaxy ~MBE!, in a V G V90S system.
Prior to growth the wafers were chemically cleaned in a
modified RCA etch, followed by a 90s 5% HF dip to hydro-
gen terminate the surface. The last cleaning stage consisted
of an in situ 860 °C flash off to remove any residual native8 © 1999 American Institute of Physics
 AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp
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buffer. The temperature was reduced to 450 °C during this
process before growing the Si0.64Ge0.36 channel and 25 nm
thick Si cap layer. Growth was then interrupted for the in situ
30 min anneal at temperatures Ta in the range 450–800 °C.
Finally, in remote doped structures a 50 nm Si–B (231018
cm23! doping supply layer was grown at 600 °C. The doping
layer was deposited after the annealing to minimize any tem-
perature dependent B diffusion into the SiGe channel. All the
samples had the same nominal structure but differed in the
anneal temperature.
Specimens were structurally characterized by cross sec-
tional and plan view transmission electron microscopy
~TEM! and high resolution secondary ion mass spectroscopy
~HRSIMS! using 500 and 250 eV O21 sources at normal in-
cidence. Positron annihilation spectroscopy ~PAS! was also
used to examine open-volume defects such as vacancies.8
High resolution x-ray diffraction ~HRXD! was used to deter-
mine the Ge concentration and strain condition. The 2DHG
carrier concentration and mobilities were established by van
der Pauw Hall measurements in the temperature range 4–300
K, on samples prepared using a standard photolithographic
method.9 Thermal oxidation was carried out at 800 °C for 2 h
on undoped samples in a dry oxidation furnace in order to
establish the resilience of the SiGe channel to the oxidation
process.
Cross sectional TEM ~XTEM! measurements on two
SiGe alloy layers, one grown at a growth temperature of
705 °C, and the other grown at 450 °C and then annealed at
800 °C for 30 min, are shown in Figs. 1~a! and 1~b!. The
channel grown at 705 °C shows dramatic macroroughening,
with a peak to peak amplitude D55 nm and lateral correla-
tion length L570 nm over the entire alloy surface. This is
typical of compressively strained Si0.64Ge0.36 grown at tem-
peratures .550 °C. The channel grown at low temperature
was planar, with no observed dislocations. HRSIMS analysis
of the as-grown samples ~without annealing! revealed smear-
ing of both the top ~normal! and bottom ~inverted! SiGe/Si
interfaces, as expected for growth at 450 °C.10 However, the
Ge profile was found not to broaden significantly with anneal
temperature, within the SIMS resolution limit, indicating that
the Ge diffusion was minimal ~Fig. 2!. PAS on the as-grown
~without anneal! sample showed significant positron trapping
FIG. 1. ~a! XTEM of Si/Si0.7Ge0.3 /Si structure grown at 705 °C showing
strain-induced local thinning of the SiGe (D55 nm L570 nm!. ~b! XTEM
micrograph of a Si/Si0.64Ge0.36 /Si channel grown at 450 °C and annealed at
800 °C. The layer thickness was uniform with no discernible surface rough-
ening.Downloaded 06 Jul 2009 to 137.205.202.8. Redistribution subject toat a depth equal to that of the Siepi /Sibulk interface. The de-
fects appeared to consist of vacancy complexes, indicated by
the decrease in the S parameter measured at the Siepi /Sibulk
interface. However, no positron trapping was observed at
defects in the samples annealed at 600 °C and above, indi-
cating vacancy concentrations below the sensitivity limit (7
31015 cm23!. HRXD confirmed the Ge fraction to be 36%
and that the channel remained fully strained after annealing
at temperatures of 750 °C.
The electrical properties of SiGe channels grown at low
temperature were investigated by Hall measurements. The
as-grown sample showed strong carrier freeze-out with a mo-
bility of 20 cm2 V21 s21 at 30 K, indicative of poor material
quality, although XTEM did not reveal any extended defects
FIG. 2. Normalized Ge SIMS profiles for samples annealed in the tempera-
ture range 450–800 °C obtained using a 500 eV O21 source at normal inci-
dence.
FIG. 3. ~a! Carrier mobilities of samples subjected to annealing tempera-
tures in the range 600–800 °C following growth at 450 °C. The as-
grown sample showed strong carrier freeze-out compared to a mobility of
2500 cm2 V21 s21 with a carrier sheet density of 6.231011 cm22 for the
sample annealed at 800 °C. ~b! Carrier sheet density variations with anneal
temperature. AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp
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ure 3~a! shows the temperature dependence of the Hall mo-
bility obtained for samples annealed in the range 600–
800 °C. The 4 K mobility increases dramatically with anneal
temperature up to 2500 cm2 V21 s21 with a carrier sheet den-
sity of 6.431011 cm22 for Ta5800 °C. Figure 3~b! shows
small carrier sheet density variations with anneal temperature
and is being further investigated. Hall and strip analysis have
been used to eliminate the effects of parallel conduction in
the doping supply layer and yields room temperature trans-
port characteristics ;33 greater than that obtained in a Si
pMOS control. This is the subject of a future publication.
An oxidation study was carried out to investigate the
stability of the channel under a low thermal budget CMOS
process. SIMS revealed a Ge ‘‘pileup’’ ~;0.5%! at the
SiO2 /Si interface ~see Fig. 4!. It can be seen from Fig. 2 that
Ge is present in the Si capping layer, seen as a shoulder in
the SIMS leading edge. The Si is preferentially oxidized and
the excess Ge accumulates behind the advancing SiO2 /Si
interface. In Fig. 5 it can be seen that the SiGe layer remains
planar and that no dislocations are formed during the oxida-
tion process. Crucially, a highly planar thin spacer layer has
been produced with a thickness of ;2 nm. The XTEM also
shows the Ge pileup as a thin dark line at the SiO2 /Si inter-
face. The presence of 0.5% Ge in the Si cap will result in a
reduction of ;1% in the confining potential, which will not
be determined for device applications and low frequency
FIG. 4. Ge SIMS revealing the Ge pileup at the SiO2 /Si interface, obtained
using a 250 eV O21 source at normal incidence.Downloaded 06 Jul 2009 to 137.205.202.8. Redistribution subject tocapacitance–voltage (C – V) measurements indicate that an
inversion layer can be created in the SiGe channel.
In summary, high Ge content (x50.36) heterostructures
grown at low temperature, then annealed at temperatures up
to 800 °C, have been found to have abrupt and planar inter-
faces. The enhancement of transport characteristics with an-
nealing is attributed to a reduction in the grown-in defects
from the SiGe channel. Oxidation studies revealed that the
layers can withstand a thermal budget typical of that likely to
be required in deep submicron device fabrication. Also, the
SiO2 /Si interface can be placed very close to the SiGe chan-
nel, thereby maximizing hole confinement in the SiGe, and
device performance. This is only possible due to the suppres-
sion of the macroroughening of the alloy layer.
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FIG. 5. XTEM of Si/Si0.64Ge0.36 /Si channel grown at 450 °C and subse-
quently annealed at 800 °C for 2 h during the growth of the 30 nm of oxide.
This shows a reduced cap thickness of 2 nm and that the interfaces remain
planar during oxidation with no evidence of strain relaxation. AIP license or copyright; see http://apl.aip.org/apl/copyright.jsp
